High-Level Technology Mapping for Memories
Haifeng Zhou ; Zhenghui Lin ; Wei Cao
Computing and Informatics, Tome 28 (2012) no. 1, / Harvested from Computing and Informatics
In this paper, we consider memory-mapping problems in High-Level Synthesis. We focus on the port mapping, bit-width mapping and word mapping, respectively. A 0-1 Integer Linear Programming (ILP) technique is used to solve the mapping problems, which synthesizes the source memory using one or more memory modules from a target memory library at a higher level. This method can not only perform bit-width mapping and word mapping, but it can also perform port mapping at the same time. Experimental results indicate that ILP approach is an effective method for memory reuse in high-level synthesis.
Publié le : 2012-01-26
Classification:  Circuit CAD; digital circuit design; high-level synthesis; technology mapping
@article{cai463,
     author = {Haifeng Zhou and Zhenghui Lin and Wei Cao},
     title = {High-Level Technology Mapping for Memories},
     journal = {Computing and Informatics},
     volume = {28},
     number = {1},
     year = {2012},
     language = {en},
     url = {http://dml.mathdoc.fr/item/cai463}
}
Haifeng Zhou; Zhenghui Lin; Wei Cao. High-Level Technology Mapping for Memories. Computing and Informatics, Tome 28 (2012) no. 1, . http://gdmltest.u-ga.fr/item/cai463/