In the article we propose a new design method for microprogrammed controllers. The traditional structure is improved by modifying internal modules and connections. Such a solution allows reducing the total number of logic elements needed for implementation in programmable structures, especially Field Programmable Gate Arrays (FPGAs). Detailed results of experiments show that on the average the application of the proposed methods yields up to 30% savings as far as the destination device is considered.
@article{bwmeta1.element.bwnjournal-article-amcv21i2p401bwm,
author = {Remigiusz Wi\'sniewski and Alexander Barkalov and Larisa Titarenko and Wolfgang A. Halang},
title = {Design of microprogrammed controllers to be implemented in FPGAs},
journal = {International Journal of Applied Mathematics and Computer Science},
volume = {21},
year = {2011},
pages = {401-412},
zbl = {1282.93195},
language = {en},
url = {http://dml.mathdoc.fr/item/bwmeta1.element.bwnjournal-article-amcv21i2p401bwm}
}
Remigiusz Wiśniewski; Alexander Barkalov; Larisa Titarenko; Wolfgang A. Halang. Design of microprogrammed controllers to be implemented in FPGAs. International Journal of Applied Mathematics and Computer Science, Tome 21 (2011) pp. 401-412. http://gdmltest.u-ga.fr/item/bwmeta1.element.bwnjournal-article-amcv21i2p401bwm/
[000] Adamski, M. and Barkalov, A. (2006). Architectural and Sequential Synthesis of Digital Devices, University of Zielona Góra Press, Zielona Góra.
[001] Baranov, S. I. (1994). Logic Synthesis for Control Automata, Kluwer Academic Publishers, Boston, MA. | Zbl 0806.68009
[002] Barkalov, A. and Titarenko, L. (2009). Logic Synthesis for FSMBased Control Units, Springer-Verlag, Berlin. | Zbl 1156.93003
[003] Barkalov, A., Węgrzyn, M. and Wiśniewski, R. (2006). Optimization of LUT-elements amount in cotrol unit of systemon-chip, Discrete-Event System Design, DESDes '06: A Proceedings Volume from the 3rd IFAC Workshop, Rydzyna, Poland, pp. 143-146.
[004] Barkalov A., Titarenko L. andChmielewski S. (2007). Reduction in the number of PAL macrocells in the circuit of a Moore FSM, International Journal of Applied Mathematics and Computer Science 17(4): 565-675, DOI: 10.2478/v10006007-0046-8.
[005] Brown, S. and Vranesic, Z. (2000). Fundamentals of Digital Logic with VHDL Design, McGraw Hill, New York, NY.
[006] Bukowiec, A. (2009). Synthesis of Finite State Machines for FPGA Devices Based on Architectural Decomposition, University of Zielona Góra Press, Zielona Góra. | Zbl 1193.68020
[007] De Micheli, G. (1994). Synthesis and Optimization of Digital Circuits, McGraw-Hill, New York, NY.
[008] Gajski, D. (1996). Principles of Digital Design, Prentice Hall, Upper Saddle River, NJ.
[009] Garcia-Vargas, I., Senhadji-Navarro, R., Jimenez-Moreno, G., Civit-Balcells, A. and Guerra-Gutierrez, P. (2007). ROMbased finite state machine implementation in low cost FPGAs, IEEE International Symposium on Industrial Electronics (ISIE), Vigo, Spain, pp. 2342-2347.
[010] Kania, D. (2004). The Logic Synthesis for the PAL-based Complex Programmable Logic Devices, Lecture Notes of the Silesian University of Technology, Gliwice, (in Polish).
[011] Lee, J.M. (1999). VERILOG QuickStart: A Practical Guide to Simulation and Synthesis in VERILOG, Kluwer Academic Publishers, Norwell, MA. | Zbl 0935.68127
[012] Łuba, T. (2005). Synthesis of Logic Devices, Warsaw University of Technology Press, Warsaw, (in Polish). | Zbl 1099.91041
[013] Łuba, T., Borowik, G. and Kraśniewski, A. (2009). Synthesis of finite state machines for implementation with programmable structures, Electronics and Telecommunications Quarterly 55(2): 183-200.
[014] Maxfield, C. (2004). The Design Warrior's Guide to FPGAs, Academic Press, Inc., Orlando, FL.
[015] Sentovich, E.M. (1993). Sequential Circuit Synthesis at the Gate Level, Ph.D. thesis, University of California, Berkeley, CA.
[016] Thomas, D. and Moorby, P. (2002). The Verilog Hardware Description Language, 5th Edn., Kluwer Academic Publishers, Norwell, MA. | Zbl 1157.68342
[017] Wiśniewska, M., Wiśniewski, R. and Adamski, M. (2007). Usage of hypergraph theory in decomposition of concurrent automata, Pomiary, Automatyka, Kontrola (7): 66-68.
[018] Wiśniewski, R. (2005). Partial reconfigutration of microprogrammed controllers implemented in FPGAs, Proceedings of the International Ph.D. Workshop OWD 2005, Wisła, Poland, Vol. 21, pp. 239-242, (in Polish).
[019] Wiśniewski, R. (2009). Synthesis of Compositional Microprogram Control Units for Programmable Devices, University of Zielona Góra Press, Zielona Góra.
[020] Wiśniewski, R., Barkalov, A. and Titarenko, L. (2006). Optimization of address circuit of compositional microprogram unit, Proceedings of the IEEE East-West Design & Test Workshop, EWDTW '06, Sochi, Russia, pp. 167-170.
[021] Zwolinski, M. (2000). Digital System Design with VHDL, Addison-Wesley Longman Publishing Co., Inc., Boston, MA.