The principal modelling and simulation features of multistage interconnection networks operating in packet switching are discussed in this paper. The networks studied interconnect processors and memory modules in multiprocessor systems. Several methods are included to increase the bandwidth achievable with this kind of networks. Besides using network buffering, the possibility of having queues of requests at the memory modules is considered. Network conflicts can be reduced using a second network to return requests from memory modules. The connection of more than one processor or memory module to each of the multistage network input or output lines allows the interconnection of large multiprocessor systems using small multistage networks. This is implemented using a single shared bus connection. The effective bandwidth of these networks is compared to that of circuit switching multistage networks and Crossbar. Simulations results reflect an important improvement in network performance.
@article{urn:eudml:doc:40124,
title = {Multistage interconnection networks in multiprocessor systems. A simulation study.},
journal = {Q\"uestii\'o},
volume = {11},
year = {1987},
pages = {73-86},
zbl = {1167.90421},
language = {en},
url = {http://dml.mathdoc.fr/item/urn:eudml:doc:40124}
}
López de Buen, Víctor. Multistage interconnection networks in multiprocessor systems. A simulation study.. Qüestiió, Tome 11 (1987) pp. 73-86. http://gdmltest.u-ga.fr/item/urn:eudml:doc:40124/