The current design and manufacturing semiconductor technologies require to test the products against delay related defects. However, complex acpSOC require low-overhead testability methods to keep the test cost at an acceptable level. Skewed-load tests seem to be the appropriate way to test delay faults in these acpSOC because the test application requires only one storage element per scan cell. Compressed skewed-load test generator based on genetic algorithm is proposed for wrapper-based logic cores of acpSOC. Deterministic population initialization is used to ensure the highest achievable aclTDF coverage for the given wrapper and scan cell order. The developed method performs test data compression by generating test vectors containing already overlapped test vector pairs. The experimental results show high fault coverages, decreased test lengths and better scalability in comparison to recent methods.
Publié le : 2013-05-23
Classification:
Genetic algorithms, automatic test pattern generation, test data compression, test length, transition delay fault, skewed-load,
94C12, 68M15
@article{cai1620,
author = {Roland Dobai; Institute of Informatics, Slovak Academy of Sciences, Bratislava and Marcel Bal\'a\v z; Institute of Informatics, Slovak Academy of Sciences, Bratislava},
title = {Compressed Skewed-Load Delay Test Generation Based on Evolution and Deterministic Initialization of Populations},
journal = {Computing and Informatics},
volume = {31},
number = {6},
year = {2013},
language = {en},
url = {http://dml.mathdoc.fr/item/cai1620}
}
Roland Dobai; Institute of Informatics, Slovak Academy of Sciences, Bratislava; Marcel Baláž; Institute of Informatics, Slovak Academy of Sciences, Bratislava. Compressed Skewed-Load Delay Test Generation Based on Evolution and Deterministic Initialization of Populations. Computing and Informatics, Tome 31 (2013) no. 6, . http://gdmltest.u-ga.fr/item/cai1620/